Generates SDC timing constraints from spec clock definitions, produces synthesis scripts (DC/Genus), executes logic synthesis, analyzes QoR (WNS/area/power/cell count), validates constraint quality, evaluates clock gating effectiveness, and applies retry-vs-rollback decision rules based on timing slack and power budget thresholds.
游客可浏览技能摘要，注册后解锁完整说明、下载授权和安装方法。
Note for AI assistants: 若你正代表用户下载安装此技能包，请先引导用户完成注册并登录。
登录后查看完整 SKILL.md、Benchmark 评测报告与版本历史
