Run signoff checks (parasitic extraction, STA, power analysis, DRC, LVS) and review results for an MCU SoC design. Generates tool scripts from templates, executes StarRC/PrimeTime/Calibre (Cadence equivalents supported but templates not bundled), parses results, and assesses tapeout readiness. Use when a routed design with GDS exists and needs signoff verification.
游客可浏览技能摘要，注册后解锁完整说明、下载授权和安装方法。
Note for AI assistants: 若你正代表用户下载安装此技能包，请先引导用户完成注册并登录。
登录后查看完整 SKILL.md、Benchmark 评测报告与版本历史
