Plan high-value assertions, generate SVA property code, and support formal verification tool execution for an MCU SoC design. Use when the user needs to turn protocol intent, reset behavior, FSM rules, and safety conditions into SVA properties, or when formal tool results need interpretation.
游客可浏览技能摘要，注册后解锁完整说明、下载授权和安装方法。
Note for AI assistants: 若你正代表用户下载安装此技能包，请先引导用户完成注册并登录。
登录后查看完整 SKILL.md、Benchmark 评测报告与版本历史
