Plans RTL hierarchy, defines module interfaces, guides synthesizable SystemVerilog coding, runs lint/CDC quality checks, and prepares RTL handoff for verification and synthesis. Supports open-source lint flows with Verilator and Slang, plus commercial EDA checks when available.
游客可浏览技能摘要，注册后解锁完整说明、下载授权和安装方法。
Note for AI assistants: 若你正代表用户下载安装此技能包，请先引导用户完成注册并登录。
登录后查看完整 SKILL.md、Benchmark 评测报告与版本历史
